



## AN END-TO-END APPROACH FOR MULTI-FAULT ATTACK VULNERABILITY ASSESSMENT


JAIF 2020 | Vincent Werner<sup>1,2</sup> Laurent Maingault<sup>1</sup> Marie-Laure Potet<sup>2</sup> | 24/09/2020

<sup>1</sup> Univ. Grenoble Alpes, CEA, LETI, DSYS, CESTI, F-38000 Grenoble, first.last@cea.fr


<sup>2</sup> Univ. Grenoble Alpes, CNRS, VERIMAG, F-38000 Grenoble, first.last@univ-grenoble-alpes.fr

This work is supported by the French National Research Agency in the framework of the "Investissements d'avenir" program (ANR-15-IDEX-02 and ANR-10-AIRT-05).


- Fault attack can leak information



Laser



EM



Power/Clock glitch

- Difficulties to find fault attack vulnerabilities in **software** using **hardware** weaknesses:
  1. Find implementation weaknesses → Fault Analysis → **Fault model assumptions ??**
    - ⚠️ Wrong assumption → False positives, miss potential fault attacks
  2. Fault Exploitation → Equipment Configuration → **Fault injection settings ??**
    - ⚠️ Too many combinations possible
  3. The more faults we inject, the harder the attack
    - ⚠️ Combinatorial explosion

## THE THREE MAIN CHALLENGES TO DO MULTI-FAULT ATTACKS

- **Challenge n°1** Reduce the gap between fault analysis and fault exploitation
  - Stronger fault model assumptions
- **Challenge n°2** Improve the selection of fault injection settings
  - Fault injection settings selection according to fault models
- **Challenge n°3** Find multi-fault attacks with different fault models → **Combined Fault Attacks**
  - ⚠ Combinatorial explosion
    - Open new attack paths
    - Find unnoticed vulnerabilities

```

Cycle #286 0x8024108: POP_P1
Cycle #287 0x802418e: MOVR_P1
  > FAULT FetchModel(diff=32)
Cycle #288 0x80241b0: MOVR_P1
Cycle #289 0x80241b2: MOVR_P1
Cycle #290 0x80241b4: BL_P1
  > FAULT FetchModel(diff=32)
Cycle #291 0x802412c: STRBI_P1
Cycle #292 0x802412e: LDRL_P1
  
```


Same fault models

```

Cycle #171 0x802417c: UXTB_P1
  > FAULT FetchModel(diff=48)
Cycle #172 0x80241a0: LDRBI_P1
Cycle #173 0x80241b0: MOVR_P1
Cycle #174 0x80241b2: MOVR_P1
Cycle #175 0x80241b4: BL_P1
  > FAULT FetchModel(diff=32)
Cycle #176 0x802412c: STRBI_P1
Cycle #177 0x802412e: LDRL_P1
  
```


Different fault models

- **Proposition** A 3-step end-to-end approach
- **Step 1** Tool-assisted **fault model inference**
  - Find target specific fault models
  - Better fault model assumptions
  - Improve the fault injection settings selection
- **Step 2** Tool-assisted **fault analysis**
  - With target specific fault models
  - Find efficiently combined fault attacks
  - Less false positives
- **Step 3** Tool-assisted **fault exploitation**
  - Generate full equipment configuration






## APPLICATION ON A REAL TARGET

- Target Chip: ARM Cortex M4
  - 32-bit processor
  - 3-stage pipeline
  - Widely-used in embedded systems
  - Target Area: Flash Logic
    - To perturb fetch/decode stage of the pipeline
- Target Application
  - Another VerifyPin
  - Authentication program
  - Hardened with software countermeasures
  - Robust to single-fault attacks




# FAULT MODEL INFERENCE

→ QUICK OVERVIEW, 3 SUB STEPS



# FAULT MODEL INFERENCE

## → CHARACTERIZATION & TEST PROGRAM



- Find fault injection settings
- **Use test program**
  - Easier to propagate errors
  - Generate more faulty outputs
- Main assumption
  - Faults **do not depend** on the executed code
  - Faults **depend** on the fault injection settings
  - **Same** fault model for **different** applications
  - Characterization results are **transferable** from sample to sample

```

INIT(); # initialize registers
TRIGGER_IO(); # easier synchro
ADD R0, R0, #2
ADD R1, R1, #3
ADD R2, R2, #5
... # several times
SEND_RESULT(); # send result to PC
  
```



# FAULT MODEL INFERENCE

## → CHARACTERIZATION & RESULTS



### Characterization

#### Fault injection settings


( $x=12\mu\text{m}$ ,  $y=10\mu\text{m}$ ,  $\text{delay}=10\mu\text{s}$ )



#### Faulty outputs


000068BE 00007A2C

- ~50,000 fault injection settings tested in 6 hours
- ~12,000 faulty outputs
- Laser Fault injection:
  - Fixed power, fixed pulse duration
  - Variable delay, variable positions
  - Try to find different fault models using different positions
- Some area more sensitives
  - Some faults do not depend on the injection delay
  - do not depend on the instruction executed.






# FAULT MODEL INFERENCE → FAULT INJECTION SIMULATION



- CELTIC, a simulation-based fault injection tool at **binary level**
- CELTIC simulates ISA fault models:
  - “A fault that jumps eight 32-bit instructions” →  $PC = PC + 32$  → **INSTRUCTIONSKIP\_32**
- Database generation with faulty outputs based on known fault models
- **Same test program**
- Emulation of the target architecture using CELTIC

# FAULT MODEL INFERENCE

## → FAULT INJECTION SIMULATION & RESULTS



- Simulation of instruction jumps and opcode bit flips
- ~100 fault models
- 5 min simulation
- 50,000 faulty outputs

# FAULT MODEL INFERENCE → TSFM GENERATION



## Characterization

### Fault injection settings

(x=12 $\mu$ m, y=10 $\mu$ m, delay=10 $\mu$ s)



### Faulty outputs

000068BE 00007A2C

## Fault Injection Simulation

### ISA Fault Models

INSTRUCTIONSKIP\_32



### Faulty outputs

000068BE 00007A2C

## Target Specific Fault Models Generation

INSTRUCTIONSKIP\_32

(x=12 $\mu$ m, y=10 $\mu$ m, ~~delay=10 $\mu$ s~~)

**Faults should not depend on injection delay**


# FAULT MODEL INFERENCE

## → DO WE FIND ALL THE FAULT MODELS ?




- ~12,000 faulty outputs
  - ~9,000 faulty outputs covered
  - Faulty output coverage rate is around **74%**
- The most probable fault models are instruction jumps (94% of the fault models found)
  - Not a surprise → Fault in Flash Memory

**Faulty Outputs Coverage**




**Fault Models Inferred**



- INSTRUCTIONSKIP\_16
- INSTRUCTIONSKIP\_48
- INSTRUCTIONSKIP\_32
- Other Fault Models

# FAULT ANALYSIS

## → SELECTION MOST PROBABLE TSFM




- Keep the most probable TSFM
- Max the probability  $\Pr(M = m|s)$
- Advantages:
  - Increase attack exploitation success rate
  - Reduce combinatorial explosion of the fault analysis

# FAULT ANALYSIS


## → FIND SUCCESSFUL ATTACKS




### Fault Analysis




Most Probable TSFM



Oracle




Successful Attacks



- CELTIC simulates selected fault models
- **Target application**
- Set an oracle → Victory Conditions
- Find successful attacks

# FAULT EXPLOITATION → SETUP & POSITIONS

- Combined fault attacks using 2 lasers.
- Laser Fault Injection with 2 laser sources
  - Independent IR Lasers
  - Different positions
  - Different injection delays
  - Same power
  - Same pulse duration
- Lens x20
  - The field of view limits fault models we can do






# FAULT EXPLOITATION → SETUP & POSITIONS




- Combined fault attacks using 2 lasers.
- Laser Fault Injection with 2 laser sources
  - Independent IR Lasers
  - Different positions
  - Different injection delays
  - Same power
  - Same pulse duration
- Lens x20
  - The field of view limits fault models we can do

Laser	Fault model	Positions	$Pr(M = m s)$
Laser 1	<b>INSTRUCTIONSKIP_48</b>	X=1050 $\mu$ m, Y=1270 $\mu$ m	0,72
Laser 2	<b>INSTRUCTIONSKIP_32</b>	X=1060 $\mu$ m, Y=1240 $\mu$ m	0,68



# FAULT EXPLOITATION → INJECTION DELAYS


- CELTIC find injection delays in clock cycle
- We want injection delay in  $\mu s$  rather than in clock cycle
  - Conversion with a linear relationship
- Mitigation of potential inaccuracies:
  - Target synchronization
  - CELTIC doesn't simulate pipeline stage
  - ISA models are less accurate than RTL models
- Margin of error
  - In this example 10 clock cycles



# FAULT EXPLOITATION → INJECTION DELAYS



- CELTIC find injection delays in clock cycle
- We want injection delay in  $\mu\text{s}$  rather than in clock cycle
  - Conversion with a linear relationship
- Mitigation of potential inaccuracies:
  - Target synchronization
  - CELTIC doesn't simulate pipeline stage
  - ISA models are less accurate than RTL models
- Margin of error
  - In this example 10 clock cycles




# FAULT EXPLOITATION

## → DO WE FIND ALL THE FAULT ATTACKS ?



- Comparison between **exhaustive search** and **our approach**.
- Exhaustive search on injection delays configuration:
  - 1<sup>st</sup> laser → **INSTRUCTIONSKIP\_48**
  - 2<sup>nd</sup> laser → **INSTRUCTIONSKIP\_32**
  - During **1 week**
- **Pros:**
  - We find ~900 attacks out of ~1800 possible (50%).
  - We identify the triangular patterns
- **Cons:**
  - Still miss 50% of the possible attacks
  - We have also false positives



# FAULT EXPLOITATION

## → IS OUR APPROACH THE FASTEST ?



- Comparison between 3 approaches:
  - Approach A : Naïve approach → exhaustive search
  - Approach B : Hybrid approach → characterization only
  - Approach C : Our approach
- Goals
  - Authenticated with an incorrect PIN
  - without triggering any countermeasure
  - in a minimum of trial
  - 100 times in a row.

# FAULT EXPLOITATION

## → IS OUR APPROACH THE FASTEST ?



- Naive approach (Approach A) did not pass the experiment within a reasonable time.
- Our approach (Approach C) is **3 times faster** on average than characterization only (Approach B)
- The VerifyPIN is a short program (~200 clock cycles),  
 → Elapsed time difference **could** be bigger on a longer program

	B	C
Avg Trials	1466	453
Avg Elapsed Time	13min58sec	4min18sec
Max Elapsed Time	2h35min59sec	31min04s

- We have presented the whole methodology step by step
- We have find multi-fault attacks with different fault models
  - Complex fault attacks
  - Difficult to find them without proper methodology
- Our approach is 3 times faster on average than characterization only to find combined fault attacks on a VerifyPIN
- Further Work:
  - Test different target devices and target applications
  - Test different fault injection techniques



# Questions ?

**Leti, technology research institute**  
Commissariat à l'énergie atomique et aux énergies alternatives  
Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France  
[www.leti-cea.com](http://www.leti-cea.com)



This work is supported by the French National Research Agency in the framework of the "Investissements d'avenir" program (ANR-15-IDEX-02 and ANR-10-AIRT-05).