

AN END-TO-END APPROACH FOR MULTI-FAULT ATTACK VULNERABILITY ASSESSMENT

JAIF 2020 | Vincent Werner¹² Laurent Maingault¹ Marie-Laure Potet² | 24/09/2020

¹ Univ. Grenoble Alpes, CEA, LETI, DSYS, CESTI, F-38000 Grenoble, first.last@cea.fr ² Univ. Grenoble Alpes, CNRS, VERIMAG, F-38000 Grenoble, first.last@univ-grenoble-alpes.fr

This work is supported by the French National Research Agency in the framework of the "Investissements d'avenir" program (ANR-15-IDEX-02 and ANR-10-AIRT-05).



• Fault attack can leak information



- Difficulties to find fault attack vulnerabilities in **software** using **hardware** weaknesses:
 - Find implementation weaknesses → Fault Analysis → Fault model assumptions ??
 ▲ Wrong assumption → False positives, miss potential fault attacks
 - 2. Fault Exploitation → Equipment Configuration → Fault injection settings ??
 ▲ Too many combinations possible
 - 3. The more faults we inject, the harder the attack
 - ▲ Combinatorial explosion



- **<u>Challenge n°1</u>** Reduce the gap between fault analysis and fault exploitation
 - Stronger fault model assumptions
- **<u>Challenge n°2</u>** Improve the selection of fault injection settings
 - Fault injection settings selection according to fault models
- Challenge n°3 Find multi-fault attacks with different fault models → Combined Fault Attacks
 - Combinatorial explosion
 - Open new attack paths
 - Find unnoticed vulnerabilities



Same fault models



Different fault models



METHODOLOGY OVERVIEW

- **Proposition** A 3-step end-to-end approach
- Step 1 Tool-assisted fault model inference
 - Find target specific fault models
 - Better fault model assumptions
 - Improve the fault injection settings selection
- Step 2 Tool-assisted fault analysis
 - With target specific fault models
 - Find efficiently combined fault attacks
 - Less false positives
- Step 3 Tool-assisted fault exploitation
 - Generate full equipment configuration





APPLICATION ON A REAL TARGET

- Target Chip: ARM Cortex M4
 - 32-bit processor
 - 3-stage pipeline
 - Widely-used in embedded systems
 - Target Area: Flash Logic
 - To perturb fetch/decode stage of the pipeline

- Target Application
 - Another VerifyPin
 - Authentication program
 - Hardened with software countermeasures
 - Robust to single-fault attacks





Target Specific Fault Models Generation

INSTRUCTIONSKIP_32 (x=12μm, y=10μm, delay=10μs)



- Find fault injection settings
- Use test program
 - Easier to propagate errors
 - Generate more faulty outputs
- Main assumption
 - Faults **do not depend** on the executed code
 - Faults depend on the fault injection settings
 - → Same fault model for different applications
 - → Characterization results are **transferable** from sample to sample

```
INIT(); # initialize registers
TRIGGER_IO(); # easier synchro
ADD R0, R0, #2
ADD R1, R1, #3
ADD R2, R2, #5
... # several times
SEND_RESULT(); # send result to PC
```



FAULT MODEL INFERENCE → CHARACTERIZATION & RESULTS



Faulty outputs

00007A2C

000068BE

Characterization

Fault injection settings

 $(x=12\mu m, y=10\mu m, delay=10\mu s)$

- ~50,000 fault injection settings tested in 6 hours
- ~12,000 faulty outputs
- Laser Fault injection:
 - Fixed power, fixed pulse duration
 - Variable delay, variable positions
 - Try to find different fault models using different positions
- Some area more sensitives
 - Some faults do not depend on the injection delay
 - \rightarrow do not depend on the instruction executed.





- CELTIC, a simulation-based fault injection tool at binary level
- CELTIC simulates ISA fault models:
 - "A fault that jumps eight 32-bit instructions" → PC = PC + 32 → INSTRUCTIONSKIP_32
- Database generation with faulty outputs based on known fault models
- Same test program
- Emulation of the target architecture using CELTIC



- Simulation of instruction jumps and opcode bit flips
- ~100 fault models
- 5 min simulation
- 50,000 faulty outputs



Target Specific Fault Models Generation





FAULT MODEL INFERENCE → DO WE FIND ALL THE FAULT MODELS ?



- ~12,000 faulty outputs
 - ~9,000 faulty outputs covered
 - Faulty output coverage rate is around **74%**
- The most probable fault models are instruction jumps (94% of the fault models found)
 - Not a surprise → Fault in Flash Memory







- Keep the most probable TSFM
- Max the probability Pr(M = m|s)
- Advantages:
 - Increase attack exploitation success rate
 - Reduce combinatorial explosion of the fault analysis





- CELTIC simulates selected fault models
- Target application
- Set an oracle → Victory Conditions
- Find successful attacks



- Combined fault attacks using 2 lasers.
- Laser Fault Injection with 2 laser sources
 - Independent IR Lasers
 - Different positions
 - Different injection delays
 - Same power
 - Same pulse duration
- Lens x20
 - The field of view limits fault models we can do





- Combined fault attacks using 2 lasers.
- Laser Fault Injection with 2 laser sources
 - Independent IR Lasers
 - Different positions
 - Different injection delays
 - Same power
 - Same pulse duration
- Lens x20
 - The field of view limits fault models we can do

Laser	Fault model	Positions	$\Pr(M = m s)$
Laser 1	INSTRUCTIONSKIP_48	X=1050 μm, Y=1270 μm	0,72
Laser 2	INSTRUCTIONSKIP_32	X=1060 µm, Y=1240 µm	0,68







- CELTIC find injection delays in clock cycle
- We want injection delay in µs rather than in clock cycle
 - Conversion with a linear relationship
- Mitigation of potential inaccuracies:
 - Target synchronization
 - CELTIC doesn't simulate pipeline stage
 - ISA models are less accurate than RTL models
- Margin of error
 - In this example 10 clock cycles







- CELTIC find injection delays in clock cycle
- We want injection delay in µs rather than in clock cycle
 - Conversion with a linear relationship
- Mitigation of potential inaccuracies:
 - Target synchronization
 - CELTIC doesn't simulate pipeline stage
 - ISA models are less accurate than RTL models
- Margin of error
 - In this example 10 clock cycles





FAULT EXPLOITATION → DO WE FIND ALL THE FAULT ATTACKS ?

- Comparison between exhaustive search and our approach.
- Exhaustive search on injection delays configuration:
 - 1st laser → INSTRUCTIONSKIP_48
 - 2nd laser → INSTRUCTIONSKIP_32
 - During **1 week**
- Pros:
 - We find ~900 attacks out of ~1800 possible (50%).
 - We identify the triangular patterns
- Cons:
 - Still miss 50% of the possible attacks
 - We have also false positives

LetiFAULT EXPLOITATIONCEALECH→ IS OUR APPROACH THE FASTEST ?

- Comparison between 3 approaches:
 - Approach A : Naïve approach \rightarrow exhaustive search
 - Approach B : Hybrid approach \rightarrow characterization only
 - Approach C : Our approach
- Goals
 - Authenticated with an incorrect PIN
 - without triggering any countermeasure
 - in a minimum of trial
 - 100 times in a row.

- Naive approach (Approach A) did not pass the experiment within a reasonable time.
- Our approach (Approach C) is **3 times faster** on average than characterization only (Approach B)

- The VerifyPIN is a short program (~200 clock cycles),
- → Elapsed time difference **could** be bigger on a longer program

	В	С
Avg Trials	1466	453
Avg Elapsed Time	13min58sec	4min18sec
Max Elapsed Time	2h35min59sec	31min04s

- We have presented the whole methodology step by step
- We have find multi-fault attacks with different fault models
 - Complex fault attacks
 - Difficult to find them without proper methodology
- Our approach is 3 times faster on average than characterization only to find combined fault attacks on a VerifyPIN
- Further Work:
 - Test different target devices and target applications
 - Test different fault injection techniques

Questions ?

Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France www.leti-cea.com

This work is supported by the French National Research Agency in the framework of the "Investissements d'avenir" program (ANR-15-IDEX-02 and ANR-10-AIRT-05).